The design process in power electronics is driven by increased utilisation level of the used components to gain performance whilst keeping cost low. This article provides an overview on challenges in low-voltage high-current systems, e.g. used in automotive applications. The main content points are: topology selection-single systems vs. cascaded systems, PCB manufacturing technology overview, current measurement methods, bulk capacitor design (ceramic DC link) and PCB design instructions for high-current systems. The PCB design instructions target on optimised thermal design for maximised PCB utilisation and on optimised track design for a low inductance DC link interconnection. The paper bases on calculations, measurements and simulations.
Introduction


Today's power electronic systems become more complex and the utilisation level of the components, like semiconductors, chokes, capacitors and the PCB should be increased to reduce system cost in respect to rated power. To enhance the component utilisation the system design has to be adapted to the application. Influencing factors for system design are summarised in Fig. 1 . The key issues are: efficiency, power density, design space, ambient temperature, reliability and system costs.
This contribution focuses on the challenges in low-voltage, high-current systems. Main application is the automotive sector with 12 V, 24 V or 48 V system voltage. Typical applications are electrical turbocharger, ancillary components and electric pumps. A system voltage below 60 V DC (safety extra-low voltage level) is easy to handle, because there are no additional safety arrangements necessary. The technical challenges in low-voltage, high-current systems are versatile: topology selection, choice of the PCB manufacturing technology, optimised PCB layout to push the thermal limits, system modelling under thermal limiting conditions, high-current measurement solutions and especially low impedance DC link interconnection. This article will highlight the challenges and deliver solutions in low-voltage, high-current systems.
Challenges in System Design
Topology Selection
The topology selection is the first step in system design. There are versatile possibilities: classical single converter, serial cascades systems and parallel cascaded systems also known as interleaved systems (Fig. 2) . This paragraph shows a system comparison for an inverter with P EL = 25 kW, V IN = 48 V applied in a modular driving system. A comparison of three systems, classical approach (one inverter @ 48 V battery voltage), serial cascaded system (four inverters @ 200 V battery voltage) and parallel cascaded system (four inverters @ 48 V battery voltage) was done analytically with a simplified inverter model [7] . The calculation was verified by measurements in the parallel cascaded system. The parallel cascaded system is the reference for the following investigation. The results are based on Ref. [7] and summarised in Table 1 . The efficiency of classical and cascaded systems are similar under partial load conditions. Due to the high current (500 A @ 25 kW, 48 V) under nominal load conditions the distributed systems (serial and parallel cascaded) outperform the efficiency of the classical system. This behaviour can be explained by reduced ohmic losses ( · ) in the cascaded systems-distributed (++ very good; + good; -bad; --poor) [7] .
current leads to reduced losses. The differences between a parallel cascaded system and a serial cascaded system are marginal, the single power converters in both topologies are identical only the battery supply network is different. The serial cascaded topology has a slight advantage compared to the parallel approach because of lower currents in the battery network and in the DC link to the converter. Both systems require some control efforts for balancing (current in parallel topology, voltage in serial topology). In summary, the parallel cascaded topology offers best performance in high-current systems with the additional advantages of redundancy and battery/bulk capacitor ripple reduction. The next step in the design process is the dimensioning of the active, passive components and the selection of the PCB technology.
Comparison in PCB Technology
This chapter gives an overview on different PCB technologies for high-current transmission (up to 500 A) and optimal thermal spreading on the PCB. The investigated technologies are: "thick copper", "Wirelaid", "Eisberg" and copper inlay technology. Due to cost reduction, easy manufacturing and higher system integration there is a trend of combining high-current structures with fine structures for the gate-driver, sensors and control-circuits in a single board solution e.g. in motor inverters.
A comparison of different PCB technologies in respect of high-current transmission, realisation of fine structures, thermal management and relative costs is summarised in Fig. 3 (based on Ref. [8] ). The largest green area marks the system with the best performance regarding high current transmission, good thermal management, good fine structure ability and moderate costs. The cost aspect is only estimated-actual there a no mass production for this topologies established.
The best performance technology is the "Eisberg" technology. This method is based on bottom side copper etching with the advantage of a flat PCB surface. Fine structures as well as high-current and heat transfer areas can be realized by bottom side etching of a 400 µm base copper foil. Costs for this technology are moderate.
The easiest way of developing a high-current PCB is the "thick copper" technology. This method is based on top side copper etching. The thermal design and heat conduction trough the PCB or between the layers in the "thick copper" technology is challenging as a lot of thermal vias are required (see chapter 0). A disadvantage of "thick copper" technology is that fine structures only down to a track width of 250 µm can be realised. "Wirelaid" has a good fine structure ability, thermal management and current transmission is not excellent. Copper inlay technology is suitable for good thermal management and a good fine structure ability at high costs.
The technologies "thick copper", "Wirelaid" and "Eisberg" need vias for the thermal management. This challenge is investigated in chapter 0.
Current Measurement in High-Current Systems Inverter Systems
Current measurement is a special topic in high-current systems-high accuracy and low losses are required. In motor inverter applications AC current measurement is based on shunt resistor, transformer or the Rogowski principle. DC current measurement depends on conductive methods like shunt resistors or field measurement methods like hall sensors, integrated hall sensors and magneto-resistive sensors (see Table 2 and Ref. [8] ). The shunt resistor can be used for measuring the phase current in two inverter phases. The third phase current is calculated, so two resistors are needed in the inverter. An advanced method is the measurement of the DC link current by a resistor and the estimation of the phase current in the controller. The resistor measurement is popular due to low cost, large measurement bandwidth (limited by the signal processing) and the insusceptibility against electric and magnetic fields. The drawback of the resistor solution is the power loss. The described 25 kW, 48 V integrated motor inverter (reference system-see paragraph 0) was equipped with integrated hall sensor Allegro ACS758 [1] and the hall sensor Melexis MLX91205 for phase current measurement as well as resistive DC link current measurement (Fig. 4) for comparison. The hall sensor Melexis MLX91205 [2] is very susceptible to interferences with magnetic fields, so this solution is inappropriate for a motor integrated inverter.
The Allegro ACS758 [1] needs also external shielding to withstand the strong magnetic field of the 25 kW synchronous machine. The preferred solution for current measurement considering costs, accuracy, required design space, installation efforts and insusceptibility against electric/magnetic fields is the DC link current measurement by resistor. The solution needs a resistor in the inverter DC link path combined with mathematical algorithms in the controller to assemble the motor phase current by DC link current sections and inverter state. This solution offers moderate values with low hardware efforts-accuracy is dependent on the current measuring range.
PCB Layout under Thermal Limits-Respect the Cooling Conditions
The current load capacity in many PCB layouts was estimated by the standards IPC-2221 and DIN IEC 326. layer PCB; K = 3.6 @ 4 layer PCB; b= track width; h = track thickness; ΔT = temperature rise) [6] . The results for estimation the current carrying capability at different temperature rise are shown in Fig.  7-9 . More concrete are the results in Tables 3-5 , here the simulation results for the new cooled PCB approach and the conventional approach are compared. The current carrying capability for the conventional approach can be estimated with Eq. (1) [6] . The results for a PCB with 35 µm copper thickness, different track width for 20 K temperature rise are summarised in Table 3 .
The results are very clear, the conventional approach is very conservative and the utilisation of the PCB is insufficient. Due to the direct cooling of PCB the current carrying capability is 5 to 9 times higher than estimated with the conventional approach. The results for 70 µm (Table 4 ) and 105 µm (Table 5) copper thickness are similar. The analysis of a pure copper track is one part. For a PCB design the investigation of Fig. 11 ).
multi-layer system with a constant backside temperature T ref can carry about five times higher current than estimated with the conventional approach (see Fig. 5 ). These results are only a detail of the complete investigation. They are done for different layer-and material configurations also include different semiconductor packages, via dimensions and amount. These results were shown in future publications.
Optimisation of the DC Link
The design of the commutation cell, the connection between the DC link capacitor and semiconductor is very important. This connection needs to be very low inductive to avoid large voltage overshoot at the semiconductors and to realise fast switching. This paragraph deals with the question of the DC link cap setup-pure electrolytic capacitors versus electrolytic capacitors and ceramic capacitors together. Furthermore different bulk capacitor interconnection schemes are investigated.
Investigation and Optimisation of DC Link Capacitor Interconnection
The bulk capacitor in high-current systems is stressed with high-current pulses, the interconnection needs to be very low inductive (L C1 , L C2 in Fig. 12 ) to avoid voltage overshoot in the power switch network. Due to design space requirements the electrolytic bulk capacitors (C EC ) cannot be connected directly to the semiconductor switches. The solution is the placing of some extra ceramic capacitors C CC and the adjustment of the current sharing-ceramic should handle the pulses. The main energy should come from the electrolytic capacitor.
The real situation is different. The current sharing between both capacitor systems is dependent on the resistive and inductive conditions. Normally the ceramic capacitors are very close to the switching cell, hence they have to carry almost the complete system current, which they usually are not able to withstand. achieved wit ith an inducta h (Fig. 29) in 4 layers with 0.5 mm layer distance a maximum track length of 25 cm. This is the main challenge in low-voltage systems.
Conclusion
This article provides an overview on challenges in low-voltage high-current systems used in automotive applications. The selection of the inverter topology for high current systems was investigated-a serial cascaded system is best due to global efficiency, a parallel cascaded system is best due to system safety. By implementation the topology in a PCB different techniques are possible-the best performance technology regarding high current transmission, good thermal management, good fine structure ability and moderate costs is the "Eisberg" technology. Fine structures as well as high-current and heat transfer areas can be realized by bottom side etching of a 400 µm base copper foil. The combination of high-current structures with fine structures for the gate-driver, control-circuits and sensors in a single board solution is an actual challenge. This means the current carrying capability of a high current PCB needs to be investigated to reach good system utilisation. Improvement of utilisation is also possible by optimised DC link interconnection-a interleaved track configuration reduces track inductance more than 90% compared to a side by side track setup. Low DC link inductance leads to low inverter voltage stress and high efficiency. In future market for low-voltage high-current systems in automotive area will increase, so the system design topic becomes more important.
